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ABSTRACT 
An improved digital phase lock loop incorporates sev- 
eral distinctive features that attain better performance at 
high loop gain and better phase accuracy. These fea- 
tures include: phase feedback to a number-controlled 
oscillator in addition to phase rate; analytical tracking 
of phase (both integer and fractional cycles); an ampli- 
tude-insensitive phase extractor; a more accurate 
method for extracting measured phase; a method for 
changing loop gain during a track without loss of lock; 
and a method for avoiding loss of sampled data during 
computation delay, while maintaining excellent track- 
ing performance. The advantages of using phase and 
phase-rate feedback are demonstrated by comparing 
performance with that of rate-only feedback. Extrac- 
tion of phase by the method of modeling provides accu- 
rate phase measurements even when the number-con- 
trolled oscillator phase is discontinuously updated. 
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DIGITAL PHASE-LOCK LOOP 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected to retain title. 
TECHNICAL FIELD 10 
The present invention relates to improvements in 
digital phase-lock loop (DPLL) design, including am- 
plitude-insensitive phase extraction, feedback to NCO 
of phase in addition to phase-rate, more accurate com- 
putation of measured phase and a method for eliminat- l5 
ing loss of sampled data during computation time. 
BACKGROUND ART 
A digital phase-lock loop DPLL is a device that 
tracks and extracts the phase of a sampled signal. By 20 
way of example, reference may be made to the follow- 
ing three publications which provide a survey of the 
prior art of digital phase-lock loop technology: A Sur- 
vey of Digital Phase-Lock Loops by W. C .  Lindsey and 
C. M. Chie, Proceedings of IEEE, volume 69, number 25 
4, page 410, April 1981; Design and Performance of 
Sampled Data Loops for Subcamer and Carrier Track- 
ing by s. Acquirre and W. J. Hurd, TDA Progress 
Report 42-79, page 8 1, July 1984; and a Comparison of 
Methods for DPLL Loop-Filter by S. Acquirre and W. 30 
J. Hurd, TDA Progress Report 42-87, pp. 114, July, 
1986. 
The major components of a standard phase-lock loop 
are a number-controlled oscillator (NCO), a signal 
counter-rotator, an adder, a phase extractor, and a loop 35 
filter. An NCO is a component that generates a sinusoi- 
dal output based on phase and phase-rate registers. For 
each sample point, the phase register is incremented by 
the value in the rate register and the resulting phase is 
used to generate sine and cosine values that comprise 40 
the NCO phase. The sampled signal is counter-rotated 
(multiplied) with this NCO phasor and the complex 
product is accumulated over an interval. A phase ex- 
tractor produces a measure of the phase of the resulting 
complex sum and this phase error signal is a measure of 45 
the difference of the actual phase and the NCO phase 
over the interval. The loop filter processes this phase- 
error value along with previous values to obtain a new 
estimate of phase rate. This phase-rate value is inserted 
in the phase-rate register of the NCO in order to im- 50 
prove the rate value in subsequent counter-rotation. 
Phase is measured at a given time point by reading the 
NCO phase register at that time point. Integer cycles of 
NCO phase are obtained with a counter that keeps track 
of the integer-cycle overflow of the NCO fractional- 55  
cycle phase register. Loop lock is obtained by sweeping 
the NCO phase rate until the signal is acquired. 
SUMMARY O F  THE INVENTION 
The design of the digital phase-lock loops in the pres- 60 
ent invention emphasizes accuracy of output phase and 
performance at high loop gain. Even though emphasis 
was also placed on algorithm efficiency, minimizing 
computation and memory requirement was given sec- 
ondary consideration relative to accuracy and perfor- 65 
mance. The loop designs of the present invention allow 
higher loop gains, which is a desirable option in applica- 
tions where a lower limit must be placed on the NCO- 
2 
update interval, T, but where dynamics requires a loop 
bandwidth Br  such that BrT is greater than 0.1. Loop 
gain in the present invention can be increased beyond 
the range allowed in other, prior art DPLL designs 
because of one or more of the following features: First, 
an amplitude-insensitive phase extractor is used which 
avoids the requirement for a large gain margin; second, 
the phase error signal from a given interval is used 
immediately to help update the NCO for the next inter- 
val; third, the NCO is updated in both phase and rate 
rather than rate alone. 
Maximum loop gain is determined for each DPLL 
design on the basis of two criteria: root-su,-square 
( R S S )  transient response and the onset of lingering 
oscillations, both following a phase step. These two 
criteria provide a more conservative and realistic 
method for setting maximum gain than the computation 
of the point at which a pole of the transfer function 
crosses the unit circle. Besides elimination of the gain- 
margin requirement, another important advantage of 
the present invention is gained by utilizing amplitude- 
insensitive phase extractor. When an unnormalized sine 
phase extractor is used, signal-amplitude fluctuations 
can change the effective value for loop bandwidth and 
damping factor. If the fluctuations are sufficiently large, 
loop response to dynamics can deviate substantially 
from expected performance. Amplitude-insensitive 
phase extractors, on the other hand, allow the precise 
implementation of fixed values for loop bandwidth and 
damping factor. When loop bandwidth and damping 
factor are independent of signal-amplitude fluctuations, 
optimal loop constants can be selected for a given appli- 
cation with the knowledge that they will not vary dur- 
ing a track unless they are updated (for example, on the 
basis of the most recent SNR and dynamics). 
Accuracy of measured phase can sometimes be im- 
proved in dynamic applications (Le. applications with 
significant tracking errors) by two changes to the classi- 
cal DPLL. First, when SNR is adequate, an arctangent 
phase extractor can be used to extract residual phase, 
which avoids the errors due to the nonlinear response of 
sine phase extractor. Second, measured phase for an 
integration interval can be obtained by adding observed 
residual phase to effective model phase so that the 
tracking error for the interval is not ignored in the 
loop-output phase. This operation removes from loop- 
output phase, for example, the steady-state tracking 
error generated in a second-order loop by a constant 
acceleration. For an arctangent extractor to perform to 
expectations, SNR must be at moderate to high levels. 
When SNR is low and tracking errors are sufficiently 
small, a sine extractor could be preferable. To  reduce 
the adverse effects of amplitude fluctuations, two nor- 
malization schemes for sine extractors are disclosed. 
Methods are presented that allow change in loop gain 
during a track without loss of lock and that allow high- 
performance, next-interval feedback to the NCO with- 
out loss of data during computation time. 
In the embodiment of the present invention disclosed 
herein, the high-speed operations performed at the 
input sample rate, such as NCO operations, phase coun- 
ter-rotation and accumulation, are carried out by special 
purpose hardware. A tracking processor, which con- 
sists of special purpose hardware and/or a microproces- 
sor, performs the less frequent operations such as phase 
extraction, loop-filter operations, computation of model 
phase (integer and fractional cycles), NCO feedback 
5,073,907 
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computation, computation of sum-interval start and 
stop times, and computation of output values for phase 
and time tag. Substantial consideration is given to time- 
keeping in order to emphasize the importance of time- 
tag precision. A design is disclosed herein for a real- 
time clock and control of loop timing. 
OBJECTS OF THE INVENTION 
It is therefore a principal object of the present inven- 
tion to provide an improved digital phase-lock loop 
design which yields better accuracy and performance as 
compared to conventional prior art digital phase-lock 
It is an additional object of the present invention to 
provide an improved digital phase-lock loop design 
which incorporates feedback phase and rate rather than 
only rate. 
It is still an additional object of the present invention 
to provide an improved digital phase-lock loop design 
with improved phase extractor. 
It is still an additional object of the present invention 
to provide an improved digital phase-lock loop design 
which allows higher loop gains as compared to prior art 
digital phase-lock loops. 
It is still an additional object of the present invention 
to provide an improved digital phase-lock loop design 
that allows processing of sampled signal during compu- 
tation time without loss of data or increase in dynamic 
tracking error. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
The aforementioned objects and advantages of the 
present invention, as well as additional objects and ad- 
vantages thereof, will be more fully understood herein- 
after as a result of a detailed description of preferred 
embodiments when taken in conjunction with the fol- 
lowing drawings in which: 
FIG. 1 is a high level block diagram of a typical 
digital phase-lock loop of the present invention; 
loops. 
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FIG. 2 is a graphical illustration of the noise power 
spectrum following sum and dump operation; 
FIG. 3 is a block diagram of an amplitude-insensitive 
phase extractor used in the present invention; 
FIG. 4 is a schematic block diagram of a number-con- 45 
trolled oscillator; 
FIG. 5 is an example of the generation of counter- 
rotation sinusoids; 
FIG. 6 is a schematic illustration of NCO phase and 
of loop intervals for rate-only feedback and for phase- 50 
and-rate feedback, respectively; 
FIG. 7 is a block diagram of a tracking processor 
used as an example for a digital phase-lock loop with 
rate feedback; 
response of a digital phase-lock loop with rate-only 
feedback; 
FIG. 9 is a graphical illustration of loop noise band- 
width vs. loop parameter bandwidth; 
FIG. 10 is a graphical illustration of the root-loci for 60 
a first case of a digital phase-lock loop with rate-only 
feedback; 
FIG. I1 is a graphical illustration of the root-loci for 
a second case of a digital phase-lock loop with rate-only 
feedback; 65 
FIG. 12 is a graphical illustration of the transient 
response after a phase step for a digital phase-lock with 
rate-only feedback; 
FIG. 8 is a graphical illustration of the frequency 55 
4 
FIG. 13 is a graphical illustration of the transient 
response after phase-rate step for a digital phase-lock 
loop with rate-only feedback; 
FIG. 14 is a block diagram of an exemplary tracking 
processor for a digital phase-lock loop with phase and 
rate feedback; 
FIG. IS is a graphical illustration of the frequency 
response of a digital phase-lock loop with phase and 
rate feedback; 
FIG. 16 is a graphical illustration of the root-loci for 
a first case of a digital phase-lock loop with phase and 
rate feedback; 
FIG. 17 is a graphical illustration of the root-loci for 
a second case of a digital phase-lock loop with phase 
and rate feedback; 
FIG. 18 is a graphical illustration of the transient 
response after a phase step for a digital phase-lock loop 
with phase and rate feedback; 
FIG. 19 is a graphical illustration of the transient 
response after a phase-rate step for a digital phase-lock 
loop with phase and rate feedback; and 
FIG. 20 is an illustration of sum intervals and feed- 
back segments when NCO phase is carried forward into 
the first part of the next interval. 
DETAILED DESCRIPTION OF PREFERRED 
EMBODIMENTS 
A. Basic Concepts and Definitions 
Reference will first be made to FIG. 1, a generalized 
block diagram of a DPLL that defines the basic compo- 
nents in a loop. Then, specific designs for each compo- 
nent are described. Details, such as the number of levels 
in the digitized input signal and in the counter-rotation 
phasor, and the number of bits in phase registers, will 
not be specified. Since each application has its own 
accuracy and design requirements, these numbers can 
vary considerably from system to system. General sym- 
bols will be employed under the assumption that each 
quantity would be digitized in an actual system in a 
manner that reduces the effects of quantization, such as 
rounding and commensurability errors, to a negligible 
level after averaging and compensating processing have 
been applied. For similar reasons, implementation de- 
sign will not be discussed even though a number of 
feasible implementation schemes can be devised for 
each component. 
A. 1 High-level Block Diagram 
A high-level block diagram for a DPLL is shown in 
FIG. 1. The DPLL has been divided into two major 
components: a counter-rotation processor (CP) and a 
tracking processor (TP). The CP operations, which are 
carried out at the input sample rate by special-purpose, 
high-speed hardware, include NCO operations, a com- 
plex multiplication to counter-rotate, and a complex 
sum. The TP operations, which are carried out much 
less frequently (Le. once each counter-rotation sum- 
interval) by either special-purpose hardware or  a micro- 
processor, include a phase extractor, a loop-filter, mod- 
el-phase computation, computation of NCO feedback, 
computation of start and stop times for the sums, and 
computation of measured phase and time-tag. TP opera- 
tions can take place either in the dead-time between CP  
sum-intervals or concurrent with CP operations during 
a sum-interval, depending on the implementation. The 
following paragraphs contain a more detailed descrip- 
tion of CP and TP operations. 
5,07 3,907 
5 6 
Even though more complicated signals can be TABLE I 
tracked by the techniques explained hereinafter, sup- 
pose for example that the incoming consists of a plus 
noise and is sampled in a quadrature (complex) mode at 
a uniform sample rate. (Nonquadrature sampling can be 5 
employed if the tone frequency is high enough to make 
the sum note average to a negligible level in the coun- 
ter-rotation sum described below.) In the CP, the sam- 
a complex multiplication with a stream of phasors gen- 10 
erated by the NCO on the basis of feedback supplied by 
the TP. Over a sum-interval, the phase used to generate 
the Counter-rotation phasors is a linear time function. Sum bandwidth (accumulator bandwidth) is the ef- 
When the loop is in lock, the complex multiplication fective single-sided Iloise bandwidth (SSNB) of a sum 
counter-rotates both tone phase and phase rate to nearly l5 Over an interval of length, T, and is given by 1/(2T’). 
zero values. The resulting complex Products are then Since the filter shape for a sum is a sinx/x function with 
summed Over all Points in an interval of length T’ to extensive sidelobes, down-aliasing can be applied to the 
obtain an average counter-rotated phasor for the sum- sidelobes on the basis of the output sample range (l/T) 
interval. The sum compresses the data volume and im- 2o of the sum-and-dump operation. It will be assumed that 
proves SNR so that residual-phase can be more pre- dead-time between sum-intervals is negligibly small 
Summary of Bandwidths In Digital Phase-Locked Loops 
Single-Sided 
Bandwidth 
Bandwidth 
TbPe 
Sum BW 1/(2T) 
Loop-Parameter BW 
Loop-Noise BW 
Residual-Phase BW 
BL 
B L ~  
B L ~  + ]/UT) 
Output-Phase BW 1/(2T) or BLN 
Compressed-Phase BW Z 1/(2T,) 
pled signal is counter-rotated point by point by means of 
:a 1 ~~~~~~ (avcragng) ,ntcrvd 
cisely extracted. The two components of the complex 
result are often referred to as the in-phase (I) and quad- 
rature (Q) components to denote alignments of 0 de- 
grees and 90 degrees, respectively, for the NCO phase 
relative to the input phase. 
At the end of a sum-interval, the contents of the accu- 
mulators are passed to the TP and the accumulators are 
set to zero in preparation for the next interval. In the 
TP, a phase extractor computes a residual phase from 
the complex sum. This residual phase is then passed 
through a loop-filter to  estimate the next value for phase 
rate. The resulting phase rate is then used to compute 
model-phase for the next interval and to calculate feed- 
back needed to update the NCO for the next sum-inter- 
Val. Based on the feedback for this interval, the NCO 
generates a model phasor for each sample point in the 
interval. The resulting stream of phasors is multiplied 
point-by-point by the sampled signal, thereby complet- 
ing the loop. 
In the DPLL embodiments of the present invention, 
the T P  precalculates the model-phase to be applied by 
the NCO and keeps track of integer cycles of phase 
(with the integer part of the model-phase variable) as 
well as fractional cycles. (The NCO only tracks frac- 
tional cycles.) For every NCO update interval, the TP 
increments the start-time variable with the update inter- 
val, T, in preparation for activating the sum for the next 
interval. (In typical applications, the update interval 
and sum-interval are set by the T P  to fixed values for a 
whole track.) Utilizing model-phase, residual phase, and 
the start-time variable, the T P  extracts, after the com- 
pletion of each update interval, a measured phase and 
time-tag for the interval. 
As used herein, phase error signal refers to the phase 
value output by the phase extractor; residual phase is 
- -  - 
here so that T=T. FIG. 2 plots the (sinx/x) filter due to 
the sum, along with the effective noise spectrum after 
down-aliasing all sidelobes into the sampling bandpass 
25 of - 1/(2T) to 1/(2T). It is assumed here that the noise 
spectrum entering the sum is flat across all significant 
sidelobes. Note that, after aliasing, the effective spec- 
trum is perfectly flat across the sampling bandpass as 
though it had been filtered with a perfect rectangular 
3o baseband filter with two-sided bandwidth of 1/T. This 
characteristic of aliased noise will be useful in comput- 
ing loop noise bandwidth hereinafter. This aliasing re- 
sult is based on the following relation: 
Signal (voltage) amplitude after the CP sum is equal 
40 to the root-sum-square (RSS) of the I and Q compo- 
nents of the complex sum. Sum SNR, SNR , is defined 
as the signal amplitude divided by the root-mean-square 
(RMS) noise arising on either component during the 
sum-interval (i.e., noise with the sum bandwidth l/(T)). 
As the name implies, loop parameter bandwidth, B,L, 
does not physically exist anywhere in a DPLL circuit, 
but is only a parameter used in the computation of loop 
gain. As explained below, loop parameter bandwidth 
first appears when DPLL loop constants are formulated 
50 in a manner similar to analog loops, thereby imparting 
some parametric meaning to those constants. Loop 
noise bandwidth, B,?, is defined as in analog loops, 
namely as the effective SSNB of model (NCO) phase: 
When the ~ O O D  arameter bandwidth is verv small com- 
45 
.. 
55 pared to 1/T, loop parameter bandwidth is approxi- 
1 mately equal to loop noise bandwidth. Loop (voltage) 
normalized phase error signal in cycles, tracking error SNR is equal to the signal-amplitude divided by the 
refers to the difference of input phase and model-phase RMS noise arising on either component from the loop 
(NCO phase); residual phase is equal to hacking error noise bandwidth. 
plus the effect of noise from the current sum-interval; 60 Residual-phase bandwidth is defined as the SSNB of 
and dynamic tracking error refers to tracking error the noise on the residual-phase, and is equal to the sum 
when SNR is “infinite”. of loop noise bandwidth and sum bandwidth. Loop-out- 
DPLLs are characterized by a number of band- put bandwidth is the effective SSNB of the phase ex- 
widths. As summarized in Table I, the bandwidths that tracted from the loop every update interval and de- 
will be defined for DPLLs are sum bandwidth, loop 65 pends on how such loop-output is calculated, as ex- 
parameter bandwidth, loop noise bandwidth, residual- plained below. Compressed-phase is computed by post- 
phase bandwidth, loop-output bandwidth and com- loop circuitry or software by “averaging” loop-output 
pressed-phase bandwidth. phase over many update intervals (for example, by a 
7 
5,073,907 
straight average or by a polynomial fit). Compression is 
applied when the loop-output rate is too high for the 
intended application. If the compression interval is To, 
the resulting data rate will be l/To and the SSNB after 
compression typically will be of the order of 1/(2To). 
(With a straight average or a linear fit, the SSNB will be 
1/(2To) and with a quadratic fit, the SSNB will be 
A.2 Phase Extractor 
1.5/(2T,f.) 
We now analyze and compare two types of phase 
extractor: sine and arctangent. 
A.2a Arctangent Extractor 
An arctangent extractor obtains residual-phase in 
units of cycles by computing the phase angle defined by 
the two complex components of the CP sum. When the 
signal is a pure tone, a four-quadrant arctangent is ap- 
plied to obtain a phase value between - f and + f cy- 
cles. With adequate SNR and accurate feedback, residu- 
al-phase will fall between - f and + f cycles and ex- 
tracted phase will be a valid measure of residual-phase. 
For low sum SNRs (e.g. SNRT= l), residual-phase 
extracted by an arctangent extractor can be corrupted 
by cycle ambiguities. When low SNR causes many 
ambiguities, the average response of an arctangent ex- 
tractor changes from a sawtooth shape to a less accurate 
sine-like curve. As SNR approaches zero, an arctangent 
extractor loses all sensitivity and its average response 
approaches zero, even when BLT is small. For this 
reason, an artangent extractor does not perform well 
8 
one of two approaches can be used to compute the 
normalization factor: noncoherent or coherent averag- 
ing. (Even though these schemes will operate at fairly 
low SNR, SNR cannot be extremely low. When SNR is 
5 extremely low, it may not be practical to sum over 
enough past points to lower noise on  the amplitude 
measurement to an adequate level.) 
If tracking errors are large and variable from one 
update interval to the next, the noncoherent averaging 
10 illustrated in FIG. 3 can be applied. In the noncoherent 
approach, the RSS amplitudes from a number of previ- 
ous sum-intervals are averaged to reduce noise on the 
amplitude estimation. If NA intervals are averaged, 
noise will be improved by the square root of NA. For  
15 example, if 100 previous intervals are averaged and in 
the voltage SNR for a sum-interval is S N R T = ~ ,  the 
1-sigma noise error on the normalization factor will be 
about 3% rather than about 30%. Thus, loop gain, loop 
bandwidth, and damping will also be accurate to about 
Note in FIG. 3 that the average of RSSs does not 
include the most recent interval. This omission allows 
the sum operations to be carried out in parallel with CP 
operations, thereby avoiding the need for dead-time 
25 operations in computing amplitude. Since a large num- 
ber of previous intervals (e.g. 100) are needed to obtain 
a substantial reduction in noise, the omission of the most 
recent interval will result in a negligible loss of informa- 
tion. 
At first glance, computation of a running average of 
20 3%. 
30 
amplitude would appear to be prohibitively lengthy. 
when sum SNR k small. In effect, this characteristic of However, computation of the sum can be reduced to a 
the arctangent extractor places a lower limit on the few operations per update interval if some memory i s  
update interval, T ,  which in turn, places an upper limit sacrificed. If 100 points are averaged, for example, the 
on BL on the basis of loop instability. 35 RSS amplitude for each of the last 100 points can be 
stored in a 100-point array that is updated by means of 
an address pointer. The address pointer is incremented A.2b Sine Phase Extractor 
A sine phase extractor obtains residual-phase from by one for each new paint and “modulo’ed” with 100. 
the quadrature component of the CP sum, after ac- When the RSS amplitude for the new point is stored in 
counting for tone amplitude in some way. When used in 40 the array at the resulting modulo address, the previous 
a conventional fashion, sine extractors rely on calibra- amplitude is erased. Before it is erased, this “first sum 
tion and gain control to account for amplitude. Such amplitude” is subtracted from the amplitude sum and 
sine extractors can suffer from unwanted amplitude the new amplitude, the “last sum amplitude”, is added. 
variations and therefore require a gain margin. As dis- In this manner, each new value of the amplitude sum 
cussed above, this defect lowers the upper limit for loop 45 requires only a few operations for each new update 
gain and can result in poorly determined loop gain, loop interval: 1 addition, 1 subtraction, and a few housekeep- 
bandwidth, and damping. An ideal sine extractor is ing operations. There is an alternate approach that is 
defined as being insensitive to amplitude variations, less current but does not require the memory array. 
experiencing a negligible increase in noise due to ampli- That approach would perform a sum over 100 points 
tude normalization, and generating phase in units of 50 and continue to use that same average for the next 100 
cycles. points while another average is being computed. 
An ideal sine extractor can be approximated by using The noncoherent-average approach becomes unreli- 
one of several normalization schemes. For  a DPLL to able when sum SNR is very small (SNRT< 1) because 
be truly digital, normalization should be carried out the RSS amplitude computed for individual sum-inter- 
digitally and should not depend on analog calibration 55 vals is then mostly averaged noise, with greatly reduced 
and adjustment of amplitude. The most obvious digital sensitivity to true amplitude. For small SNRs (e.g. 
normalization scheme is to divide the Q component by SNRr= 1 to 3), accuracy of normalization can be im- 
the RSS of the I and Q components of the current inter- proved with an SNR translation table that relates the 
Val. With low SNRs, however, noise on such a normal- observed SNR derived from averaged RSS amplitude 
ization factor will be too large to allow approximation 60 with “true” sum SNR based on actual amplitude. An 
of the ideal sine extractor described above. SNR translation table is shown in Table I1 for true sum 
When amplitude is slowly varying, normalization SNRs between 0.9 and 5.  To use this Table, an observed 
algorithms can be implemented that average the results SNR is computed on the basis of the averaged ampli- 
of previous intervals to reduce the effect of noise in the tudes and used along with Table I1 to estimate the ratio 
normalization factor. The algorithms could perform a 65 of true SNR to observed SNR. The resulting ratio is 
running average of previous intervals so that each inter- then multiplied by the noncoherent-average amplitude 
val is normalized on the basis of the most recent inter- A,, as computed in FIG. 3, to obtain an estimate of true 
vals. Depending on the nature of the tracking errors, amplitude. (It is assumed that a method for estimating 
9 
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observed SNR is implemented. Since different methods 
can be implemented for different systems, SNR compu- 
tation will not be covered.) When true sum SNR is 
about 1 or less, the SNR translation becomes too inac- 
curate and the noncoherent approach must be aban- 5 
doned. 
TABLE I1 
Observed SNR After RSS vs. True SNR 
10 SNRobs SNRrme (amplitude) (amplitude) SNRI,,/SNR,b5 
1.50 0.900 
1.75 1.325 
2.00 1.670 
2.25 1.975 
2.50 2.265 
2.75 2.545 
3.00 2.8 15 
3.25 3.083 
3.50 3.350 
3.75 3.610 
4.25 4.130 
4.50 4.385 
4.00 3.872 
0.600 
0.757 
0.835 
0.878 
0.906 
0.925 
0.938 
0.949 
0.957 
0.963 
0.968 
0.974 
15 
0.972 20 
4.75 4.640 0.977 
5.00 4.895 0.979 
Even lower SNRs (SNRT< 1) can be handled if both 25 
the tracking error and amplitude are slowly varying. In 
such cases, the I and Q components of the CP sums can 
be separately averaged, as illustrated in FIG. 3, thereby 
improving SNR through coherent combination. The 
RSS of the complex components of the resulting coher- 30 
ent average is computed for use as a normalization fac- 
tor. Again, noise is improved by square root of NA. If 
SNRTis 1 and if loo0 previous intervals are averaged, 
the I-sigma error on the normalization factor will be 
3%. Thus, loop gain, loop bandwidth, and damping will 35 
be also accurate to about 3%. The computation algo- 
rithms presented above for the noncoherent sum can 
also be applied to the coherent-sum components. 
A.2c Comparison of Sine and Arctangent Extractors 
Sine extractors can produce a distorted measure of 
tracking error that can compromise the accuracy goal 
for measured-phase. For example, a sine phase extractor 
becomes nonlinear when tracking error exceeds about 
30 degrees. An arctangent extractor, on the other hand, 45 
is linear up to 180 degrees, provided SNR is adequate to 
allow such a large tracking error. This factor-of-six 
disadvantage of sine extractors can be overcome in 
some applications by taking advantage of the greater 
range of sum SNRs allowed by the sine extractor, as SO 
explained below. 
When sum SNR is very low (e.g., SNRT= l), a sine 
phase extractor will greatly outperform an arctangent 
extractor. The superior performance of the sine extrac- 
tor under these conditions is a result of the nature of the 55 
noise on extracted phase. For a sine extractor, noise 
from the interval just completed linearly enters the 
extracted phase as an additive term. When BLT is set to 
a small value (e.g., BLT<O.Ol), the loop-filter, in effect, 
averages this interval noise to a small value, without 60 
changing the sine response of the extractor, on average. 
Thus, a sine extractor can provide reliable tracking for 
small sum SNRs. This performance is to be contrasted 
with the deteriorating response of an arctangent extrac- 
tor when SNR decreases, as explained above. 
Because a sine extractor can handle smaller sum 
SNRs, the update interval can be set to much smaller 
values for that extractor, provided the particular imple- 
65 
10 
mentation can handle the greater speed. Given a smaller 
update interval, one can set the loop parameter band- 
width to a larger value before experiencing dispropor- 
tionate increases in loop noise bandwidth and loop in- 
stability due to high loop gain. A larger loop bandwidth 
leads to smaller tracking errors, which makes the 30- 
degree limit more feasible. The same loop parameter 
bandwidth may not be feasible with an arctangent ex- 
tractor for the reasons outlined above. 
A.3 Loop-Filter 
The loop-filter combines the present and past values 
for residual-phase to obtain the next estimate for phase 
rate or, more accurately stated, for phase change over 
an update interval. A conventional second-order loop 
filter in a DPLL computes this phase change, in units of 
cycles, by means of the formula 
(2) 
where K1 and K 2  loop filter constants and 8i#q is residu- 
al-phase for the kth interval in units of cycles. When 
expressed in terms of loop parameter bandwidth BL, 
damping factor, r, and update interval, T, the first loop 
constant can be expressed as 
AI$:+] = K 1 8 6 ,  + K2 P 8+k 
k= 1 
and the second in terms of the first as 
K 2  is determined by K1 once a damping factor has been 
selected. K1 will be referred to as the loop gain. (Note 
the difference between this definition of loop gain and 
that of conventional loop gain, which can be viewed as 
a factor multiplying both terms in Equation (2) K1 is a 
more useful definition of loop gain when amplitude- 
insensitive phase extractors are used.) These definitions 
of loop constants assume that the phase variables in 
Equation (2) have consistent units (Le., that residual- 
phase and estimated phase change are in units of cycles). 
The damping factor is typically set in the range of 2 
to 4, where 4 is critically damped. If r is very large, a 
first-order loop is obtained. The damping factor can be 
computed in terms of the damping ratio, 4,  from the 
relation r=442. BLT can range from very small values 
(e.g., 0.001) up to 0.45, depending on the application, as 
explained below. Given the large range of BLT relative 
to that of r, BLT is the dominant factor in the loop gain 
equation (Equation 3). For this reason, the terms “loop 
gain” and BLT will be used interchangeably. 
This formulation of loop constants parallels the defi- 
nitions used in analog loops. In analog implementations, 
the loop parameter bandwidth Br. becomes the usual 
loop bandwidth. In digital implementations, BL can be 
regarded as loop bandwidth in its diverse uses if 
BrT<  <0.1. For large values of BLT, however, BL 
underestimates loop noise bandwidth, but is more rele- 
vant in the calculation of dynamic effects. 
To  obtain a conventional third-order loop-filter, the 
usual double-sum term ( K 3 P P S 4 )  could be added to 
Equation (2). Higher-order filters could be implemented 
in the DPLLs described below, but such options will 
not be analyzed herein. 
. 
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A.4 Number-controlled Oscillator 
A schematic block diagram of an NCO is shown in 
FIG. 4. A phase register contains the most recent frac- 
tional-phase value in the form of an integer. (By divid- 
ing this integer by 2Nb, where Nb is the number of bits 
in the register, one can obtain the fractional-phase in 
units of cycles.) A rate register contains the current 
phase rate in the form of an integer. (To obtain the 
phase rate in units of cycles/sample, one can divide this 
integer by 2%) For  each new sample point, the NCO 
increments the phase register with the rate register to 
obtain the next phase value. The most significant bits 
(MSBs) of the resulting fractional-phase are then used 
to drive a phascrr generator consisting of a table-lookup 
or logic circuitry that generates two quantized sinus- 
oids. The resulting phasor is multiplied by the current 
complex sample value to counter-rotate the signal. Pha- 
sor generation is illustrated in FIG. 5 for three-level 
sinusoids based on the 4 MSBs of a 24-bit fractional- 
phase register. 
As indicated in FIG. 4, the NCO phase register only 
tracks fractional-phase since integer cycles have no 
effect on the table lookup. Integer cycles that appear as 
overflow when phase is advanced are discarded. 
In the detailed design of an NCO, one must choose a 
value for the number of bits in the phase register and 
choose the number of levels for quantizing sinusoid 
amplitude. As indicated above, such choices are highly 
dependent on the application and need not be specified 
here. It will be assumed, however, that errors resulting 
from quantization and roundoff can be made sufficiently 
small to meet performance goals of the DPLL. For 
example, the effects of the harmonics caused by quantiz- 
ing the sinusoids can be reduced to a negligible level by 
the filtering effect of the counter-rotation sum if the 
phase rate of the input tone is sufficiently high and is 
effectively incommensurate with the sample rate. 
A S  NCO Feedback 
Two high-level decisions must be made concerning 
the NCO feedback: a) whether to update only rate in 
the NCO or both phase and rate; and b) how long to 
make the computation delay (the delay from the com- 
pletion of a sum-interval to the time that the hardware 
inserts into the NCO the feedback derived from the 
output of that sum-interval.) 
With regard to decision a), conventional DPLLs 
update only the NCO rate, while maintaining a “contin- 
uous” phase function. By updating both phase and rate, 
however, one can obtain substantially improve loop 
performance when a large loop gain (e.g., BrT>O.l) is 
used. To provide comparison of the two approaches, 
the DPLL designs analyzed below are based on rate- 
only feedback and phase-and-rate feedback, respec- 
tively. NCO phase behavior for these two options is 
schematically illustrated in FIG. 6.  
With regard to decision b), better loop response will 
be obtained, in general, it the residual-phase from each 
sum-interval is utilized as quickly as possible. The im- 
pact of computation delay is strongly dependent on 
loop gain. If the application allows use of small values 
of BLT (e.g., O.OI), the adverse effects of computation 
delay, even when it is as large as an update interval, can 
be very small. If loop gain is high, a computation delay 
can substantially degrade loop performance. 
In the analysis that follows, one of two assumptions 
will be made concerning computation delay. In the 
1.4 
easiest implementation, it is assumed that a whole up- 
date interval is used to carry out feedback computa- 
tions. This implementation, which has been extensively 
studied and used, will restrict loop gain to smaller val- 
5 ues than the alternative implementation. In the alterna- 
tive implementation, it is assumed that the hardware is 
fast enough to carry out feedback operations during a 
dead-time between sum-intervals, with a negligible loss 
of SNR due to the data lost during the dead-time. Be- 
10 cause of the dead-time, the sum-interval, T‘, will be 
slightly shorter than the update interval, T,  as illus- 
trated in FIG. 6.  
The choice of phase extractor impacts the decision 
about the size of computation delay. As explained previ- 
15 ously, a sine extractor can allow the use of much smaller 
update intervals than an arctangent extractor. When the 
update interval is smaller, larger values of loop band- 
width can be used while keeping BLT small. If B r T  is 
small, the computation delay can be set equal to whole 
20 update interval without substantially compromising 
loop performance. This approach avoids the develop- 
ment of very fast dead-time hardware and suffers no 
loss of SNR due to lost data. 
A.6 Output Phase 
We now first explain computation of phase output by 
the loop once every sum-interval and then summarize 
the step that averages the loop-output to obtain a lower 
rate and lower noise. 
A.6a Loop-Output 
Because the tracking processor can control exactly 
the phase generated by the NCO, model-phase applied 
by the NCO at the center of a sum-interval can be easily 
35 calculated by the tracking processor. Two options for 
loop-output will be considered: model-phase at interval 
center and total measured phase at interval center. 
Total measured-phase is computed as sum of model- 
phase and residual-phase. Conventional DPLLs gener- 
40 ate model-phase (i.e. “NCO-phase”) and neglect the 
important information contained in the residual-phase. 
Because residual-phase is a measure of the tracking 
error across a sum-interval, it should be utilized unless 
there are other overriding considerations. An example 
45 of the advantage of this procedure is provided by the 
classical steady-state phase error that is suffered when a 
second-order loop tracks a quadratic phase function 
(e.g., an acceleration). By adding residual-phase to 
model-phase, the steady-state phase error can be cor- 
When model-phase and residual-phase are combined, 
therefore, tracking error can be essentially eliminated in 
the loop-output, leaving only system noise to corrupt 
the output. (If the DPLL is properly designed and im- 
55 plemented, quantization and roundoff effects can be 
reduced to a negligible level.) 
One potential disadvantage of this approach is the 
increase in noise bandwidth of the output observable. 
The SSNB of model-phase is loop noise bandwidth, 
60 BrN, whereas the noise bandwidth of the total-phase 
observable is sum bandwidth 142T) .  (When model- 
phase and residual-phase are added, model-phase, in- 
cluding its noise, disappears, because residual-phase is 
equal to total-phase minus model-phase. Thus, total- 
65 phase noise bandwidth is then equal to sum bandwidth.) 
Since 2Br*’T‘ can be small (e.g., <0.2), the SSNB of 
total-phase can greatly exceed the SSNB of model- 
phase. 
25 
30 
50 rected. 
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For applications in which SNR is low, tracking error 
is small, and each phase value output by the loop must A.7 Real-Time Clock 
have a small total error for some reason, loop parameter Time for the loop is kept by a real-time Clock driven 
bandwidth can be set to a small value (e.g., BLT<O. 1) by the sample clock. The real-time clock consists of two 
and model-phase could be used as loop-output. In high- 5 integer registers, one containing integer-seconds and 
accuracy applications in which many loop-output Val- the other fractional-seconds in units of input sample 
ues are averaged to obtain output phase, total-phase points. The fractional-second register is incremented by 
should be output by the loop. one for each sample (Le. for each rising edge of the 
Another feature of importance for the loop-output sample clock). When the number contained in the frac- 
points is the degree of noise correlation between output 10 tional-second register reaches the number of samples 
points. If total-phase is extracted, there is no correlation per second (;.e. fs), the fractional-second register is set 
between the noise on the phase values extracted for to zero and the integer-second register is incremented 
different update intervals, because noise arising during by one. Circuitry is provided to initialize the real-time 
one sum-interval is uncorrelated with the noise from clock by synchronizing with an external 1 PPS. 
15 
A. 8 Tracking-Processor Control Functions any other sum-interval. If model-phase is extracted, however, the noise on 
loop-output from adjacent update intervals can be The tracking Processor controls the Start and stop 
highly correlated. In this case, the extent of correlation times for the counter-rotation sum. AS indicated in FIG. 
is such that, in an interval To containing many update 1, the start-time of the Sums is controlled by a start-time 
intervals, there are effectively 2BLN T, independent 2o variable, ts, that is maintained by the TP. In the example 
values of phase with respect to noise. This result for design, the ts variable, in the same way as the real-time 
independent values has been verified statistically to clock, is represented by two integer registers, one for 
good approximation with simulation software, for both integer-seconds and one for fractional-seconds. The 
small and large loop gains. The decorrelation interval, fractional-second register iS in units Of input sample 
which will be defined as the effective interval between 25 Points. For every update interval, the T P  increments 
statistically independent points, is equal to 1 / ( 2 ~ , + ~ ) .  the start-time variable by the length of the update inter- 
val, in units of samples per update interval, or fs T, 
where fs is the sample rate. When the fractional-second 
register reaches fs, it is reset to zero and the integer- 
less frequently than every sum-interval. F~~ example, 30 second register is incremented by one. In anticipation of 
the ~oop-output rate might be 1000 H ~ ,  while the the next sum-interval, the TP computes the start-time 
wants one phase value per second. Conventional loops for the next interval in parallel with the CP operations 
often  compress-^ the output rate by extracting phase .for the current sum and passes the two resulting register 
produced for every nth sum-interval (e.g., by “strob- 35 
ing” the NCO phase) while ignoring the other values. In the CP, circuitry compares the two start-time 
This approach does not use all of the infomation pro- registers with the corresponding real-time clock regis- 
duced by the loop and unnecessarily sets the ters for every sample-clock cycle. When the real-time- 
pressed-phase bandwidth equal to the loop bandwidth. clock registers have advanced to equal the start-time 
In the compression scheme described below, it is possi- 4o registers, enabling logic produces a logic signal that 
ble to set the output rate and bandwidth of compressed- activates the accumulators. The sum is terminated when 
phase independently of loop parameters. the number of summed samples reaches a count of fs T ,  
This alternate approach, which is most appropriate where T is the sum-interval. Sum-interval length (;.e. 
when the loop-output is total-phase, implements an the integer fs T) can be set by the TP* 
algorithm to Since both start and stop times are exactly controlled 
averaging approaches would include a Ieast-squares fit (to the exact sample point) by the TP, the T P  can accu- 
of polynomial to the phase values from all update-inter- rately compute the time-tag (i.e. the interval center 
vals in a specified averaging interval (e.g., 10 values time) for each sum-interval. Accurate time-tags are an 
over a one-second interval). The time-tag for estimated important goal in DPLL designs. For example, if the 
phase would be placed at the center of the averaging 5o Phase rate of the  tracked tone is 10 KHz, the time-tag 
interval and could be selected to fall on the integer- must be accurate to the 100-nsec level if the desired 
second. In many applications, the averaging algorithm phase accuracy is a millicycle* 
can be tailored to expected phase dynamics to In some applications, it would be useful for the track- 
“modeling” error. For example, the order of a polyno- ing Processor to vary loop gain during a track. Based on 
mial could be increased to the level necessary to handle 55 Observed SNR Of the loop* the tracking pro- 
expected phase dynamics. cessor could adjust loop gain to the maximum value 
mentioned above, when an ~ ~ a v e r a g i n g ~ ~  operation consistent with that SNR. Such a procedure could be 
is applied to compress many loop-output points to one carried out without losing cycle count or perturbing 
point, the SSNB noise bandwidth of the averaged phase h ~ k .  In this manner, loop dynamic response would be 
will be of the order of 1/(2T,), where To is the averag- 60 set to the best level allowed by current SNR. Similarly, 
ing interval. This Same noise bandwidth for the for Small SNRS, the phase extractor could be switched 
A.6b Compressing Loop-Output 
In most applications, the user will want a phase value 
to the cp. 
~oop-output phase. possible 45 
pressed data would result for either of the two choices 
for loop-output phase. (It is assumed that ~BLA’T~> > 1 
so that the averaging “filter” is dominant). Thus, if such 
averaging is applied, total-phase is preferable to model- 65 
phase, because the same system-noise error is ultimately 
obtained and total-phase is more accurate with regard 
to tracking error. 
from an arctangent to a sine Operation. 
B. DPLL with Rate-only Feedback 
B. 1 Functional Description 
A detailed functional description of tracking-proces- 
sor operations is shown in FIG. 7 for a DPLL with 
rate-only feedback. CP operations are not shown be- 
5,073,907 
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cause they are identical to those shown in FIGS. 1 and 
4. In each subsection, the TP is first described for a 
design with very small computation delay and then 
val n+  1 from model-phase at the center of interval n is 
given by 
differences are noted for a design with a computation 
delay of one update interval. 
bn+1“=6nm+~(4bn+ Ir+A6nT) +€D ( 5 )  
The CP supplies the TP with the complex Sum pro- where A 4 J i s  the nth phase change between intervals 
duced by CP operations for the nth sum-interval. The given by Equation (2). TO exactly calculate the model- 
TP extracts the nth residual-phase from this sum with Phase by the NCo, the Of Phase 
an arctangent or sine extractor. Based on this residual- change used in Equation (5) be the rounded 
phase and previous residual-phase values, the loop-filter 10 values corresponding to the actual integers used in the 
estimates the (n+ 1)th value for phase rate by means of NCo rate register. The second and third On the 
This phase rate is then divided by the number of sample tributed by the NCO between interval centers, with half 
points per update interval to obtain, for the (n+ 1)th the buildup coming from interval n and half from inter- 
interval, phase-rate feedback in 15 val n+ 1. The last term corrects for the dead-time and is 
ple. To obtain an integer appropriate for the NCO regis- given by 
ter, the resulting phase-rate value is multiplied by 2Nb 
and rounded to the nearest integer, where Nb is the 
integer is then loaded into the NCO rate register to set 2o 
rate for the (n+ 1)th interval. Updating of the rate regis- 
ter is carried “between samples$+ so that no phase 
increments are missed, thereby generating a <Icontinu- 
6. (If a few phase increments must be skipped and the 25 this correction is zero*) 
number is exactly known, the effect can be accounted 
for in TP modeling.) 
5 
Equation (2), in units of cycles per update interval T. right of Equation (5) represent the phase buildup con- 
of cycle per 
(6) 
7- T number of bits in the NCO rate register. The resulting €D = - @+nT - A+;+I) (7)
This small correction is important in model computa- 
tions since it can be cumulative. (When the computation 
0 ~ s ”  phase function, as schematically illustrated in FIG, delay is one update interval and the dead-time is zero, 
AS previously mentioned, quantization errors intro- 
duced in the generation of the counter-rotation phasors 
As explained above, the start-time, which is incre- 
mented by f,T each update interval, controls the activa- 
be averaged to levels, given proper de- 
sign. For this the value in the NCO phase 
30 ter becomes the effective phase applied by the NCO, as tion of the accumulators. Completion of a sum-interval 
is signaled when the number of summed samples 
reaches fs T ,  where fs is the sample rate and T’ is the 
assumed herein. 
B.3 Transfer-Function 
sum-interval. 
NCO-update time and sum-start time for each inter- 
val are controlled so that a sum starts on the first point 
that uses the new update value. The sum stop time is set 
so that each sum stops a number of samples short of a 
full update interval, T. As discussed above, this short 
dead-time interval without summing is sacrificed so that 
the feedback calculations outlined in the preceding 
paragraph can be carried out using the residual-phase of 
the interval just completed. During the dead-time, the 
NCO phase advancer continues to increment phase for 
each new sample point on the basis of the old rate, even 
though the CP sum for that interval has been terminated 
(see FIG. 6). 
As discussed above, for accuracy in dynamic applica- 
tions, measured phase for the nth interval can be com- 
puted as the sum of the nth model-phase and the nth 
residual-phase. One measured phase value is output 
every update interval, with a time-tag at sum-interval 
center. 
35 
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We now derive and analyze the closed-loop transfer- 
function for a rate-only DPLL with a negligible compu- 
tation delay. In addition, performance for a rate-only 
DPLL with a computation delay of one update interval 
is presented in terms of loop noise bandwidth and stabil- 
ity limits. 
A recursive difference equation relating input phase, 
&, with model-phase, +,m, is obtained by substituting 
Equation (2) in Equation (5), with residual-phase, 6+,,, 
set equal to input phase minus model-phase. A z trans- 
form can be applied to this difference equation to obtain 
the closed-loop transfer-function that maps input phase 
to model-phase. As usual, a linearized model of the loop 
will be assumed. In computing the transfer-function, the 
small correction term, 5D , can be ignored if the dead- 
time is sufficiently small. If the correction term is ig- 
nored, the transfer-function for a rate-only DPLL with 
negligible computation delay becomes 
Kl(9 - 1) + K28Z + 1) 
zr(z - 0 2  + KI@ - 1) + K? dZ + 1) 
(7) 
H(z) = When the computation delay is equal to one update interval, the above description changes in two places. 55 
First, the loop-filter computation of phase rate Equation 
(2) includes residual phase values up to the (n - 11th 
rather than to the nth. Second, the sum-interval length 
can be set equal to the update interval. (It will be as- 
sumed that updating of the NCO can be carried out 60 Acquirre et al. 
“between samples” so that there is no need for a dead- 
time.) 
B.2 Model-Phase 
late exactly, for any time point, the phase computed in 
the NCO phase register. The difference equation for 
computing model-phase at the center of the sum-inter- 
A treatment of transfer-functions for rate-only DPLLs 
can be found in “Design and Performance of Sampled 
Data Loops for Subcarrier and Carrier Tracking” by 
If the transfer-function is evaluated along the unit 
circle, one obtains the frequency response of the loop. 
FIG. 8 shows the frequency response for several values 
of normalized loop parameter bandwidth, BLT, with r 
Because the TP controls the NCO, the TP can calcu- 65 set equal to 4. The bandpass shapes for r=2  are similar 
and are not shown. 
The frequency response curves can be interpreted as 
follows. When the loop is in perfect lock, zero fre- 
5,073,907 
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quency in FIG. 8 corresponds to the tone frequency. BrT>0.25. (The value of fT=0.18 corresponds to a 
Note that the tracked tone is subjected to a loop power point on the unit circle that is rotated 0.18 cycle away 
gain of 1.0. A sinusoid entering the loop-filter at fre- from the positive x axis.) 
quency f relative to the tracked tone will experience the 
B.4 Dynamic Tracking Errors power gain found at frequency f i n  the plot, provided 5 
If I is less than 1/(2T). Note that, for high-gain loops, When phase is a nonlinear function Df time, a second- 
some frequency components can be greatly amplified order loop will exhibit tracking errors due to dynamics. 
relative to the tracked tone. If the sinusoid has a fre- For the DPLL design presented above, we now discuss 
quency outside the filter range of - l(2T) to 1/(2T), it the steady-state response to quadratic phase variation 
must be aliased into the filter range, modulo 1/T. 10 and the transient response to a step in phase and to a 
Before a given sinusoid reaches the loop-filter, it step in frequency. Results are presented In detail for a 
experiences the filtering effect of the CP sum. Thus, to DPLL with negligible computation delay and are sum- 
obtain the total gain at a given frequency, one first marized for a DPLL with a computation delay of one 
applies the amplitude decrease caused by the sum filter update interval. 
(sinx/x in FIG. 2), before down-aliasing, and then 15 
B.4a Transient Response down-aliases into the loop-filter passband to apply the 
amplitude change caused by the loop response in FIG. Software has been written to simulate the transient 
8. Note that the sum filter can substantially decrease response of a rate-only DPLL to input phase character- 
sinusoid amplitude (especially an out-of-band) before ized by either a phase step or by a frequency step. When 
the sinusoid reaches the loop-filter. 20 BrT is set to small values, the loop response predicted 
As explained above and as illustrated in FIG. 2, the by this simulation software closely approximates the 
noise spectrum can be viewed in a simplified Way after response of an analog loop with the Same bandwidth 
these operations have been applied to all noise compo- and damping, as expected. 
nents. When the sum filter and down-aliasing are ap- Transient response following a phase-step input to a 
plied to ail Of the components of input noise with a flat 25 rate-only DPLL with a negligible computation delay is 
Power Spectrum, the effective composite noise Spec- presented in FIG. 12 for several values of BLT with a 
trum entering the loop-filter within the sum Sampling damping factor of r=4. For smaller values of BLT, 
bandpass is a Perfectly flat rectangular Spectrum be- transient errors decrease as BLT increases but then start 
tween - 1/(2T) and + 1/(2T). to increase for larger values of BLT. In FIG. 12, note 
Loop noise bandwidth is the bandwidth of a rectan- 3 0  the increase in transient and the increased oscilla- 
gular filter that would generate the same total output tions when ~ ~ ~ = 0 . 3 .  a measure of transient re- 
noise power as the looP-filter, when that sponse, the RSS transient error following a phase step 
filter is given the same gain (Le., 1.0) as the loop-filter at can be calculated as a function of B ~ T .  Based on this 
zero frequency. Loop noise bandwidth is easily COm- standard, transient errors following a phase step de- 
puted frorn the frequency and is plotted in 35 crease as BLT increases until BLT reaches about 0.20 
FIG. 9 for r=2 and r = 4  as a function of BrT. In this and then begin to increase. ~ ~ ~ ~ b i l i ~ ~ ,  which will be 
computation, it is implicitly assumed that the effective defined as fingering oscjllations in response 
noise spectrum entering the loop-filter, is flat across the when r=4, appears when ~ ~ ~ > 0 . 2 7 .  
sampling bandwidth, as explained previously. The corresponding transient response curves for a 
In FIG. 9, the curves of loop noise bandwidth have 40 rate-only DPLL with a,compuhtion delay of one up- 
been marked to indicate where loop transient response date interval are not presented, but the limits on B ~ T  
begins to deteriorate as B t T  increases. The criteria derived from consideration of dynamic response are 
behind these limits are explained hereinafter. For com- shown in FIG. 9. 
parison, plots loop noise bandwidths for a These results for transient response can help establish 
rate-OnlY DPLL with a computation delay of one UP- 45 an upper limit for imp gain. The upper limit to loop 
date interval, T. AS one would expect, the loop noise gain can be based on one of three criteria, as summa- 
bandwidths for Small BLT (iJ% less than <0.01) are rized in Table 111. me least conservative is the value of 
nearly equal. When BLT=O.l, the loop noise band- BrT at which a pole crosses the unit circle. This Upper width for the rate-only DPLL with no computation limit is sometimes used as a crude estimate, but is too 
delay delay is about 2 dB smaller than for the rate-only 50 loose because of excessive loop noise bandwidth and 
DPLL with a computation delay of one update interval. oscfilations as the limit is approached. For the rateanly 
The paths of the poles of the transfer-function for a loops treated in FIGS. 10 and 11, this limit becomes 
rate-only DPLL with no computation d e b  are Shown ~ ~ ~ 4 4 2  and 0.439, respectively. A more conserva- in FIGS. 10 and 11 for r = 2  and r=4, respectively, as a tive and realistic limit can be based on the onset of 
function of BLT. (Pole paths are usually plotted versus 55 lingering oscil~ations following a phase step when r=4. 
a factor corresponding to COnventiOnal loop gain in For the rate-only loop treated in FIG. 11, this upper 
order to assess the effect of unwanted variations in tone limit is BLT=0.27. ne most conservative of the three 
amplitude. When an amplitude-insensitiv? phase eXtTaC- is based on RSS transient response following a 
defined above. Such a plot is useful in selecting a loop 60 in FIG. 11, this criterion would restrict B L ~  to values 
gain during loop design.) The poles cross the unit circle 
at B~T=0.420 and B~T=0.439 for r=2 and r=4, re- 
spectively. Note that pole movement toward the unit 
circle is manifested in the frequency response in FIG. 8 
by the bulge in gain at ff=0.18 when BrT=0.3. This 65 
bulge, which approaches infinity as BLT approaches Update Update Update Update 
loop noise bandwidth to increase dramatically when Pole Breakout 0.420 0549 0439 0.518 
tor is used, it is more meaningful to vary the loop gain phase step, as discussed above. For the rate-only DPLL 
less than about o.20. 
TABLE I11 
Upper Limits For BLT In Digital Phase-Lock Loops' 
r = 2  r = 4  
0.439 (the unit circle crossing for r=4), is what causes Cnterion dl Cbd cb +.m 
18 
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(n+ 1)th phase rate and computes the (n+ 1)th phase- 
rate feedback, as described for the rate-only DPLL. 
Phase computation consists of the two steps shown in 
FIG. 14. First, model-phase, at the center of the sum- 
5 interval is computed as described below. Based on the 
phase-rate feedback for the (n+ 1)th interval, this cen- 
Criterion 4 &d 4 
Oscillations** ter-interval value is then shifted by a half sum-interval 
RSS Transients'. 0.2 0.29 0.2 0.27 to obtain feedback phase at the start of the (n+l)th 
interval. This shift must be based on half the slightly 
10 smaller sum-interval, rather than the update interval. 
Furthermore, even though FIG. 14 does not show it, 
TABLE 111-continued 
Upper Limits For BLT In Digital Phase-Lock Loops. 
r = 2  r = 4  
Update Update Update Update 
&,& 
Lingering - - 0.27 0.45 
*Sccnnd-order loops, ncgligiblc computation delay 
**Following ph.w step 
Transient response of a rate-only DpLL with a negli- 
a rate-step input is 
the phase rate used in this computation should be the 
effective rate after the rounding required in the conver- gible computation 
shown in l3 for r=4 and for Of sion to an integer. By using the rounded rate, round-off 
normalized loop parameter bandwidth, BLT. RSS wan- 15 
mum value Of BLT=0'20 suggested by the more stnn- 
gent phase-step criterion. Note, however, that transient 
oscillations are present when BrT=0.30. For small 
values of BrT, an approximate formula can be used to 20 
estimate the maximum rate step that a loop can handle. 
in the maximum allowed tracking is 0.5 cycles, 
the maximum allowed rate step is approximately given 
buildup in the NCO a sum-interval can be continues to improve past the maxi- reduced to a negligible level.) The fractional part of the 
resulting start phase is then extracted, converted to an 
integer in the same fashion as phase-rate and inserted in 
the appropriate NCO register. 
When both phase and rate are updated, NCO phase 
will usually be discontinuous at the update point, as 
schematically illustrated in FIG. 6. Sum-interval start- 
by ~ B L .  When allowance is made for noise, or the lim- as 
ited range of a sine extractor, the haximum rate step 25 outlined for the rate-only DPLL. As discussed above, 
for accuracy in dynamic applications, measured phase 
for the nth interval can be computed as the sum of the 
nth model-phase and the nth residual-phase. One mea- 
sured-phase value is Output every update interval, with 
When the computation delay is one update interval, 
the TP description changes in the sage two places de- 
C.2 Model-Phase 
time and sum length are computed and 
will be less. 
B.4b Steady-state Response 
When phase is a quadratic function of time, the track- 
ing error for a second-order loop will approach a 30 a time% at sum-interval center. 
steady-state value which is given by 
;dr' ( 8 )  scribed above for a rate-only DPLL. 
4k = 
35 
As with the rate-only DPLL, the TP can precisely 
the present invention first calculates the phase to be 
that will cause the NCO to attain that phase. In contrast, 
as shown in FIG. 7, a conventional DPLL first calcu- 
lates the rate feedback to be used by the NCO and later 
reads or models how the phase of the NCO has reacted 
to said rate feedback. The TP pre-calculates the model- 
45 phase to be obtained in the NCO phase register at the 
center of each sum-interval. In the phasehate DPLL, 
the difference equation for computing model-phase at 
the center of the (n+ 1)th sum-interval from model- 
phase at the center of the nth interval is given by 
where 4 is the phase-rate rate and where control the NCO. As illustrated in FIG. 14, however, 
K2 is given by Equation (4)' A "le Of thumb can 
mum phase-rate rate that can be tolerated when r=2  
and when the maximum allowed tracking error is 0.5 
cycle. In this case, Equations (3, 4 and 8) yield 
be Obtained from Equation (8) by determining the obtained by the NCO and then generates the feedback 
&,ox = 1 - K2 = 1.8 BL' (9) T' 
Thus, the maximum phase-rate rate is approximately 
equal to about twice the square of the loop Parameter 
bandwidth, under the stated conditions. In practice in 
most applications, the maximum will be considerably 5o 
tors mentioned above. 
Because SteadY-sQte response is independent of corn- 
Putation delay, the Same results apply for a computation 
delay of one update interval. 
C. A DPLL with Phase and Rate Feedback 
C. 1 Functional Description 
less than this upper limit after consideration of the fac- +n+ ~ " ' = + n " ' + W n +  1 ' (10) 
where AC~N+ 1 Tis the (n+ 1)th phase change, computed 
according to Equation (2). (For the phasehate DPLL 
55 implementation shown in FIG. 14, the phase change 
used in Equation (IO) is exactly the value predicted by 
Equation (2), and not the rounded value, as required in 
Equation (5) .  Rounding error in computing the integer 
A detailed functional description of the tracking pro- for the NCO rate register can affect amplitude but not 
cesmr for a DPLL with rate and phase feedback and 60 the composite phase for a sum-interval. On the other 
with a small computation delay is shown FIG. 14. The hand, rounding error in computing the integer for the 
CP is identical to FIGS. 1 and 4 and is not shown. The NCO phase register does affect composite phase. If 
TP is first described for a design with very small com- desired, this rounding can be accounted for, but it is 
putation delay and then differences are noted for a de- generally a very small effect., e.g., 1p cycle for a 20-bit 
sign with a computation delay of one update interval. 65 NCO phase register.) In comparing Equations ( 5  and 
The CP supplies the TP with the complex sum pro- IO), note that, when both phase and rate are updated, 
duced by CP operations for the nth sum-interval. The model-phase can receive the full benefit of the most 
TP extracts the nth residual-phase, estimates the recent estimate of phase-rate, in contrast to the rate- 
5 -07 3,907 
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only DPLL. Because phase is updated each interval, no 
dead-time correction is necessary in the calculation of 
model-phase. 
C.3 Transfer-Function 
We now derive and analyze the closed-loop transfer- 
function for a phasehate DPLL with a negligible com- 
putation delay. In addition, performance for a phase/- 
rate DPLL with a computation delay of one update 
interval is presented in terms of loop noise bandwidth 
and stability limits. FIG. 9. For example, when 
BLT=O.~, r=2, and the computation delay is zero, the 
loop noise bandwidth for the phasehate design is 1 dB 
lower than for the rate-only design. A comparison of 
FIGS. 8 and 15 shows that the frequency response for a 
phasehate DPLL is less singular than for a rate DPLL 
for large BLT. Similar comparisons can be made for 
DPLLs with a computation delay of one update inter- 
val, as exemplified by loop noise bandwidth in FIG. 9. 
C.4 Dynamic Tracking Errors 
Dynamic response of a phasehate DPLL is pres- 
ented below for the same input phase functions as the 
rate-only loop. 
A recursive difference equation relating input phase, 
$n with model-phase, $p, is obtained by substituting 
Equation (2) in Equation (IO), with residual-phase, i3& 
set equal to input phase minus model-phase. A z trans- 
form can be applied to this difference equation to obtain 
the closed loop transfer-function that maps input phase 
to model-phase. Again, a linearized model of the loop 
will be assumed. The closed loop transfer-function for 
phasehate DPLL with a negligible computation delay 
becomes 
In analogy with the earlier example, one can compute 
from this function loop frequency responses, loop noise 
bandwidths, and root-locus plots, as shown in FIGS. 15 
through 17. As seen in FIGS. 16 and 17, a pole of the 
transfer-function for a phasehate DPLL punches 
through the unit circle at fT =OS, and at a significantly 
higher value of B r T  (> 0.5) than for a rate-only DPLL. 
Furthermore, the pole paths for a phasehate DPLL 
generally stay more in the interior of the unit circle. 
Consequently, the loop noise bandwidth is significantly 
lower for a phasehate DPLL when B~T>0 .15  as 
shown in 
C.4a Transient Response 
Simulation software for a phasehate DPLL has been 
used to determine loop response to phase dynamics. 
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Loop response to a phase step is presented in FIG. 18 
for several values of BLT, a damping factor of 4, and 
negligible computation delay. As one would expect, 
transient errors decrease with increasing B r T  as long as 60 
B r T  is small, but begin to increase for larger values of 
BrT. In FIG. 18, note the increase in transient errors for 
BrT=0.4. More detailed simulations indicate that RSS 
transient error after a phase step will decrease as BLT 
increases until BLT reaches about 0.27 when r = 4  (or 65 
about 0.29 when r=2). Lingering oscillations for r = 4  
do not begin until B~T>0.45.  This indicates there is a 
considerable range of relative stability above 
22 
BrT=0.27, provided the application can tolerate the 
greatly increased loop noise bandwidth. 
These upper limits for BrT  in a phasehate DPLL are 
summarized in Table 111. The loose upper limits based 
on pole crossings are 0.549 and 0.518 for r=2 and 4, 
respectively. The more conservative limit based on 
lingering oscillations is 0.45 for r =4. The most conser- 
vative limits, based on RSS transient response after a 
phase step, are 0.29 and 0.27 for r=2  and 4, respec- 
tively. 
Similar limits can be set for a phasehate DPLL with 
a computation delay of one update interval. The limits 
on B r T  set by the transient-response criteria are shown 
in FIG. 9. 
Loop response to a phase-rate step is shown in FIG. 
19 for several values of BrT, r=4, and negligible com- 
putation delay. As BLT increases, RSS transient re- 
sponse after a rate step continues to improve until 
B~T>0.45,  which is well past the maximum value of 
BrT=0.27 provided by the more stringent phase-step 
criterion. The approximate formula used above for esti- 
mating a maximum phase-rate step for a rate-only 
DPLL also applies to a phasehate DPLL. 
C.4b Steady-state Response 
The steady-state response of a phasehate DPLL to 
quadratic phase behavior is the same as the response of 
a rate/only DPLL, as outlined above. 
D. High-Performance Feedback Without Dead-Time 
When the phase information from one interval is used 
to help update the very next interval, the time required 
for computation can lead to a “dead-time” during 
which sampled data are not processed and are therefore 
lost. With proper specification of feedback, the dead 
time can be eliminated with very little sacrifice in track- 
ing performance. Model and feedback computations 
that use the phase information from the interval just 
completed are camed out during the first fraction of a 
sum interval as the counter-rotation continues to use the 
feedback phase carried forward from the interval just 
completed. Tracking performance is ensured by requir- 
ing average feedback phase to satisfy the update rela- 
tion in equation (10). The small price paid for this saved 
data is a small loss of SNR due to phase mismatch across 
interval during high dynamics. The following para- 
graphs outline the method for a particular embodiment. 
One can easily show that, in linear approximation, the 
residual-phase for the kth interval is theoretically given 
by the difference of the average of actual phase and 
NCO phase: 
’ 
=-‘ 
where $k and $kR are actual phase and NCO phase, 
respectively, and the bar denotes an average across the 
sum interval: 
and similarly for actual phase. (It is assumed that the 
dead-time is zero so that T =T). This relation for resid- 
ual phase shows that dynamic tracking error is deter- 
mined by averaged NCO phase and is not dependent on 
its detailed time variations across a sum interval. (De- 
tailed time variations can result in a loss in amplitude 
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and SNR if they deviate too much for actual phase, 
however.) 
In an embodiment in which the loop filter estimates 
phase rate, this attribute of measured residual phase 
suggests that the estimated phase rate will be efficiently 
used if one requires 
&k+ IR=+k+  I m  (14) 
for each interval where Cpk+ ~m is computed by means of 
Equation (10) where the phase change A+k+ 1Tis based 
on the phase rate calculated using the phase information 
of the most recent interval (k). To illustrate the method, 
let C be the time required for computation and let the 
old NCO phase from the previous interval (k) carry 
over from zero to C in interval k+  1 as illustrated in 
FIG. 20. Under the assumption of linear NCO phase, let 
$$and 4#be the phase and rate feedback for the kth 
interval. The average NCO phase across the (k+l)th 
interval becomes 
where it is assumed that each feedback phase and rate 
are defined so that t=O at the time at which feedback is 
inserted in the NCO register. The first integral is the 
contribution of the NCO phase carried over from the 
preceding sum interval while computation is being car- 
ried out and the second integral is the contribution of 
the new feedback over the rest of the sum interval. This 
expression becomes 
As explained above, this average is forced to equal the 
model phase predicted for the (k+ 1)th interval by 
Equation (10): 
- 
+ k + l R = + k +  I m = + k m + A + k + l T  (17) 
Suppose that both phase and phase-rate are to be 
updated. For this embodiment, feedback values are 
obtained by: a) setting the feedback rate for each update 
equal to the rate estimate predicted by the loop filter, as 
before; and b) making the feedback phase for each inter- 
val satisfy Equation (17). Solving Equations (16) and 
(17) for &+IF, one obtains 
Since all of the quantities on the right of this equation 
are known (or can be calculated) during the computa- 
tion time, +k+lFcan be easily calculated and used. The 
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computation time C must be sufficiently large to allow 
these calculations to be completed. 
Thus, in this example, if the rate feedback for each 
update is set equal to the most recent loop-filter estimate 
and if the feedback phase is computed according to 
Equation (18), then the average feedback phase will 
satisfy Equation (17) and the superior performance of 
the pure phasehate DPLL outlined earlier will be real- 
ized without loss of computation-time data. In high- 
dynamics applications, a small loss in SNR might be 
incurred due to small phase mismatch caused by the 
feedback-phase carry-over into the next interval. 
Even though the analysis starts with residual phase in 
Equation (12), the above approach will also work when 
the phase error signal is unnormalized. Further, this 
same "average-NCO-phase" approach can be used to 
eliminate dead-time for any method of forecasting phase 
over the next interval. Suppose residual-phase and/or 
phase values of completed intervals and other informa- 
tion are combined in some way to predict a time depen- 
dence of phase over the next interval. As above, the 
feedback phase of the previous interval (k) can be car- 
ried over into the counter-rotation sum of the (k+ 1)th 
interval. In analogy with the example above, the phase 
constant (or other phase parameters) of the (k+ 1)th 
interval can be adjusted to compensate for the average 
error caused by this sub-optimal carry-forward. The 
desired phase projection will then have been applied in 
an average sense. 
The average nature of residual phase exhibited in 
Equation (12) also provides a method for accurately 
extracting measured phase. Measured phase is extracted 
for each sum interval by adding residual phase to the 
average NCO phase for the interval: 
+Obs = sbh z h R  (19) 
- 
= +P (20) 
This method for extracting phase removes tracking 
error from measured phase and decorrelates noise be- 
tween sum-intervals. As implied by Equation (20), the 
measured value will be equal to the &, the actual phase 
averaged across the sum interval. This method for ex- 
tracting phase can be applied to any DPLL once aver- 
age NCO phase is known, and residual phase is ex- 
tracted for an interval. Care must be taken in assigning 
integer cycles to NCO phase in this process if only 
NCO phase is known. In the method outlined above, of 
course, average NCO phase is forced to equal the model 
phase of Equation (17) and does not have to be sepa- 
rately calculated. 
E. Loop Control Methods 
Analysis of the loop equations can lead to techniques 
for setting the loop filter sums in a standard loop filter 
when the loop is initialized or when loop gain is 
changed. To illustrate the approach, a third-order loop 
will be analyzed. The loop-filter equation for the 
(n+ 1)th phase change per update interval T is given by 
where K1, K2, and K3 are the loop constants. Based on 
this equation, the second difference becomes 
25 
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Suppose that loop tracking is to be initiated and that 
estimates of phase and the first and second phase differ- 
ences have been obtained for the required time point 
(e.g. by FFT analysis and/or a priori information). 
The estimates for the phase differences can be substi- 
tuted in the left-hand side of Equations (21) and (22) and 
a solution performed for the two loop filter sums. The 
simplest approach, which is suitable for relatively small 
loop gain (K1<0.2) or for small tracking errors, is to set 
the K1 terms and the K2Gn& term equal to zero. In this 
case, the solution for the loop-filter sums is given in 
terms of the estimated phase differences by 
When these values are substituted in the loop filter and 
the NCO phase is initiated with an accurate estimate, 
the loop will start off in lock. More sophisticated initial- 
izations are possible. For example, in steady-state track- 
ing, the residual phase can be calculated on the basis of 
an estimate of the third derivative of phase and substi- 
tuted in Equations (21) and (22). When these equations 
are then solved for the loop-filter sums, better estimates 
will be obtained for that particular application. 
The same basic approach can be used to reset the 
loop-filter sums when loop constants (gain) are changed 
between update intervals. At the completion of a given 
sum interval (n), the existing sum values can be used to 
estimate the phase differences in Equations (2 1) and (22) 
with the old loop constants. These phase differences can 
then be substituted in Equations (23) and (24) along 
with the new loop constants to obtain estimates for the 
new sum values. In subsequent phase-rate estimates, 
these new sum values can then be used in the loop-filter 
equation along with the new loop constants. This proce- 
dure will produce rate estimates consistant with previ- 
ous tracking and thereby allow gain change without 
loss of lock. 
Since residual phase is neglected, this approach can 
cause transients as tracking error settles, but these tran- 
sients will be small if loop gain is relatively small 
(K1<0.2). More sophisticated variations to this tech- 
nique are possible. For example, in appropriate applica- 
tions, steady-state residual phase can be estimated be- 
fore and after the gain changes and incorporated in the 
equations. 
This same approach can be adapted to orders lower 
and higher than third order, with an appropriate num- 
ber of loop-filter sums to be adjusted for each. For 
example, with a fourth-order loop, there will be an 
additional third phase difference (A3) equation, for a 
total of three equations. These three equations can be 
solved for the three sum unknowns. 
F. Variations 
The designs outlined above can be extended in a 
straight-forward way from a second-order loop filter to 
higher- or lower-order loop filters and from a linear- 
phase NCO to a quadratic or higher-order time depen- 
dence. If other types of modeling rather than conven- 
tional loop filters are used to process residual-phase 
and/or phase, for the purpose of estimating phase rate, 
5 the algorithm outlined above for supplying feedback to 
the NCO could still be used. Also, more complicated 
processing that predicts more complicated phase-mod- 
els could be accommodated by these NCO-feedback 
techniques. All of the techniques can still be applied if 
10 the sampled signal is nonquadrature or if the counter- 
rotation is carried out with a nonquadrature multiplier 
(sine or cosine). Loop variations such as rate-aiding 
with external information and Costas loop configura- 
tions can be improved by these techniques. The tech- 
l5 niques can also be used to improve delay-lock loops. 
Accumulation of counter-rotation products can be car- 
ried out with a digital filter rather than a sum. If instan- 
taneous phase is desired rather than sum-interval- 
averaged phase, the average phase can be corrected to 
2o remove sum-interval-averaged values of higher order 
terms in phase time variation. The model-phase or aver- 
age-phase update in Equation (IO) can be obtained by 
rate-only feedback given approximate rate adjustments, 
but phase mismatch will be worse than with phase/- 
25 phase-rate feedback. Updating of phase each interval 
makes this technique very adaptable to multiplexing the 
same loop between different sampled signals. 
G. Summary and conclusions 
It will now be understood that what has been dis- 
closed herein comprises digital phase-locked loops 
(DPLLs) having two major components: a counter- 
rotation processor (CP) and a tracking processor (TP). 
35 The CP operates at the input sample rate to generate 
counter-rotation phasors, to counter-rotate the sampled 
signal, and to accumulate the counter-rotated signal 
over an accumulation interval. The TP, which carries 
out its computations much less frequently (e.g., once 
per accumulation interval), extracts residual phase; cal- 
culates model phase, NCO feedback and accumulation 
interval start time; and computes output phase and the 
associated time tag. . 
Distinctive features of the DPLL embodiments dis- 
45 closed herein include accurate timing and time-tag com- 
putation, accurate computation of measured phase by 
the tracking processor through modeling (including 
integer cycles), removal of the tracking error in mea- 
sured phase through use of residual phase, updating of 
50 the NCO in phase as well as rate, amplitude-insensitive 
phase extractors, a method to avoid loss of data during 
computation time and a method to change loop gain 
during a track without loss of lock. Further, as illus- 
trated in FIG. 14 for the preferred embodiment, the 
55 present invention precalculates the model phase for a 
future interval, including integer and fractional cycles, 
and then constructs feedback that will cause the NCO 
to attain that phase in said interval. In contrast, as 
shown in FIG. 7, a conventional DPLL precalculates 
60 only rate feedback to be forced on the NCO and then 
later “reads” or models the NCO to find out how the 
phase of the NCO has reacted to said rate feedback. 
“Integer-cycle build-up” is also counted (or modeled) 
after feedback has been generated. This distinction is 
65 evident in the difference in FIGS. 7 and 14. FIG. 14 has 
a control line leaving the “Next Model Phase” opera- 
tion and going to a feedback calculation, whereas FIG. 
7 has no such line leaving said operation. This added 
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feature in FIG. 14 enhances flexibility in controlling the average NCO phase, can closely approximate perfor- 
NCO. mance obtained with instantaneous computation and 
Two DPLL designs have been analyzed in terms of update. 
root-loci plots, loop noise bandwidth, maximum loop Phase accuracy of measured phase can be improved 
gain, and dynamic response. Both designs are based on 5 in dynamic applications by computing measured phase 
a conventional loop-filter but one updates only the rate as the sum of average NCO model phase and residual 
of the NCO while the other updates both phase and phase. This operation removes the dynamic tracking 
rate. For each, the computation delay is set either to a error. A precise time-tag can be supplied with each 
negligibly small value or to one update interval. Maxi- phase value by implementing a real-time clock driven 
mum loop gain has been determined for these DPLLs 10 by the sample clock and by exact control of sum-inter- 
on the basis of two criteria: RSS transient response or val s t a r t h o p  times in terms of this real-time clock. 
the onset of lingering oscillations. These two criteria Those having skill in the art to which the present 
provide a more conservative and realistic method for invention pertains will, as a result of the applicant’s 
setting maximum gain than computation of the point at teaching herein, perceive various modifications and 
which a pole of the transfer-function crosses of the unit 15 additions which may be made to the invention. How- 
circle. ever it will be understood that all such modifications 
The phasehate DPLL can operate at substantially and additions are deemed to be within the scope of the 
higher loop gains than the rate-only DPLL. When the present invention which is to be limited only by the 
computation delay is negligible, loop parameter band- claims appended hereto. 
width in the phasehate DPLL can be increased to 20 
about B~T=0.27  before transient response to a phase 
step begins to deteriorate. In contrast, the transient 
response of a rate-only DPLL begins to deteriorate 
when B t T  reaches about 0.2. If lingering oscillations 
following a phase step are taken as the criterion for 25 
instability, BLT can be increased to 0.45 for a phasehate 
DPLL but only to 0.27 for a rate-only DPLL. For high 
loop gains, the phasehate DPLL has lower loop noise 
bandwidth. For example, when BrT=0.2, the loop 
noise bandwidth of the phasehate DPLL is 0.5 to 1 db 30 
smaller than for a rate-only DPLL. These results indi- 
cate that a phasehate DPLL will outperform a rate- 
only DPLL by a substantial margin at high loop gain. 
When the computation delay is one update interval, 
the phasehate DPLL still substantially outperforms the 35 
rate-only DPLL at high loop gains. With regard to 
phase-step transient response, B t T  can be increased to 
0.12 for the phasehate DPLL but only to 0.09 for the 
rate-only DPLL. The lingering-oscillation test limits 
BLT to 0.14 for the rate-only DPLL but to 0.18 for the 40 
phasehate DPLL. When BrT=O.I, loop noise band- 
width is about 0.6 db smaller for the phasehate DPLL 
than for a rate-only DPLL. 
In order to have well-defined, constant loop gain and 
damping, only amplitude-insensitive phase extractors 45 
have been considered. Two types of amplitude-insensi- 
tive phase extractors have been analyzed: arctangent 
and sine. In applications with adequate SNR, an arctan- 
gent extractor can be used with high accuracy over a 
wide range of residual-phase. When SNR is low, a sine 50 
extractor can outperform an arctangent extractor. If a 
sine extractor is used and if amplitude is slowly varying, 
normalization schemes can be implemented that largely 
eliminate sensitivity to amplitude fluctuations, without a 
substantial amplification of noise. Since sine extractors 55 
can allow smaller values for sum-interval, design flexi- 
bility with regard to parameter loop bandwidth and 
computation delay can be improved by using such an 
extractor. 
I claim: 
1. A digital phase-locked loop for tracking the phase 
of a signal supplied in the form of digital samples, com- 
prising: 
a) means responsive to feedback, for generating coun- 
ter-rotation phase; 
b) means for generating a counter-rotated signal in 
which said counter-rotation phase is subtracted 
from said phase of said signal; 
c) means responsive to at least one counter-rotated 
signal, for generating residual phase with a normal- 
ized sine phase extractor; and 
d) means responsive to said residual phase, for gener- 
ating said feedback for the counter-rotation phase 
means. 
2. A digital phase-locked loop for tracking the phase 
of a signal supplied in the form of digital samples, com- 
prising: 
a) means responsive to feedback, for generating coun- 
ter-rotation phase; 
b) means for generating a counter-rotated signal in 
which said counter-rotation phase is subtracted 
from said phase of said signal; 
c) means for combining counter-rotated-signal values 
over a selected accumulation interval to obtain a 
composite counter-rotated signal; 
d) means responsive to at least one composite coun- 
ter-rotated signal, for generating a measure of dif- 
ference in said phase of said signal and said coun- 
ter-rotation phase; 
e) means responsive to phase-difference measure, for 
generating said feedback for the counter-rotation- 
phase means; and 
f) means for generating an average counter-rotation 
phase for an accumulation interval; and 
g) means for extracting measured phase for an accu- 
mulation interval as the sum of difference-phase 
measure and said average counter-rotation phase. 
3. A digital phase-locked loop for tracking the phase 
of a signal supplied in the form of digital samples com- 
A method has been presented that will eliminate loss 60 prising: 
of data (dead time) due to computation delay, with very 
little loss of tracking performance. In this method, car- 
ry-over of NCO phase from the previous accumulation 
interval allows counter-rotation to continue during 
computation. NCO feedback for each update is adjusted 
to compensate in an average sense, for the suboptimal 
NCO phase applied during the carry-over period. In 
this manner, tracking performance, which depends on 
a) means responsive to feedback, for generating coun- 
ter-rotation phase; 
b) means for generating a counter-rotated signal in 
which said counter-rotation phase is subtracted 
from said phase of said signal; 
c) means for combining counter-rotated signal values 
over a selected accumulation interval to obtain a 
composite counter-rotated signal; 
65 
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d) means responsive to at least one composite coun- 
ter-rotated signal, for generating a measure of dif- 
ference in said phase of said signal and said coun- 
ter-rotation phase; 
e) means responsive to phase-difference measure, for 
using a loop filter to generate an estimate of phase 
rate; 
f )  means responsive to estimated phase rate, for gen- 
erating a model phase for the next interval wherein 
the z-transform of the closed-loop transfer function 
relating model phase to signal phase is given by: 
where K1 and K2 are the loop filter constants; and 
g) means for generating said feedback to the counter- 
rotation phase means to attain said model phase, 
based on said estimated phase rate. 
4. A digital phase-locked loop for tracking the phase 
of a signal supplied in the form of digital samples com- 
prising: 
a) means responsive to feedback, for generating coun- 
ter-rotation phase; 
b) means for generating a counter-rotated signal in 
which said counter-rotation phase is subtracted 
from said phase of said signal; 
c) means for combining counter-rotated-signal values 
over a selected accumulation interval to obtain a 
composite counter-rotated signal; 
d) means responsive to at least one composite coun- 
ter-rotated signal, for generating a measure of dif- 
ference in said phase of said signal and said coun- 
ter-rotation phase; 
e) means responsive to phase-difference measure, for 
using a loop filter to generate an estimate of phase 
rate; 
f )  means responsive to said estimated phase rate, for 
projecting a model phase; 
g) means for generating said feedback to the counter- 
rotation phase means to attain said projected model 
phase, based on said estimated phase rate. 
5. A digital phase-locked loop for tracking the phase 
of a signal supplied in the form of digital samples com- 
prising: 
a) means responsive to feedback, for generating coun- 
ter-rotation phase; 
b) means for generating a counter-rotated signal in 
which said counter-rotation phase is subtracted 
from said phase of said signal; 
c) means for combining counter-rotated-signal values 
over a selected accumulation interval to obtain a 
composite counter-rotated signal; 
d) means responsive to at least one composite cow- 
ter-rotated signal, for generating a measure of the 
difference in said phase of said signal and counter- 
rotation phase; and 
e) means responsive to phase-difference measure 
from said selected accumulation interval for gener- 
ating feedback for the very next interval with no 
5 
10 
15 
20 
25 
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35 
40 
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a) means responsive to feedback, for generating coun- 
ter-rotation phase for a selected interval; 
b) means for generating a counter-rotated signal in 
which said counter-rotation phase is subtracted 
from said phase of said signal; 
c) means for combining counter-rotated signal values 
over a selected interval to obtain a composite coun- 
ter-rotated signal; 
d) means responsive to at least one composite coun- 
ter-rotated signal, for generating a measure of dif- 
ference in said phase of said signal and said coun- 
ter-rotation phase; 
e) means responsive to said phase-difference measure, 
for using a loop filter to generate an estimate of 
phase change; 
f )  means for generating model phase for a selected 
interval where said model phase is equal to the 
model phase for the previous interval plus said 
estimate of phase change; and 
g) means for generating said feedback to the counter- 
rotation phase means to attain said model phase 
based upon model phase of said previous interval 
and said estimate of phase change. 
7. A digital phase-locked loop for tracking the phase 
of a signal supplied in the form of digital samples, com- 
prising: 
a) means responsive to both phase feedback and 
phase-rate feedback, for generating counter-rota- 
tion phase for a selected counter-rotation interval; 
b) means for generating a counter-rotated signal in 
which said counter-rotation phase is subtracted 
from said phase of said signal; 
c) means for combining counter-rotated-signal values 
over a selected accumulation interval to obtain a 
composite counter-rotated signal; 
d) means responsive to at least one composite coun- 
ter-rotated signal, for generating a measure of dif- 
ference in said phase of said signal and said coun- 
ter-rotation phase; 
e) means responsive to phase-difference measure, for 
generating an estimate of signal-phase rate using a 
loop filter; 
f )  means responsive to estimated signal-phase rate, for 
generating for another selected counter-rotation 
interval, both phase feedback and phase-rate feed- 
back for the counter-rotation phase means, without 
requiring continuity in counter-rotation phase from 
interval to interval. 
8. A digital phase-locked loop for tracking the phase - -  
of a signal supplied in the form o f  digital samples, com- 
prising: 
a) means responsive to feedback, for generating coun- 
b) means for generating a counter-rotated signal in 
which said counter-rotation phase is subtracted 
from said phase of said signal; 
c) means responsive to  at least one counter-rotated 
signal, for generating a measure of difference in 
said phase of said signal and said counter-rotation 
Dhase: 
55 ter-rotation phase; 
60 
. ,  
increase in dynamic tracking error and no loss of 
signal samples because of the time required to gen- 
erate said feedback. 65 counter-rotation phase means; 
6. A digital phase-locked loop for tracking the phase 
of a signal supplied in the form of digital samples com- 
prising: lock. 
d) means responsive to phase-difference measure, for 
using a loop filter to generate feedback for the 
e) means for changing the loop filter and analytically 
resetting the loop during tracking, without losing 
31 
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9. A digital phase-locked loop of at least third order 
for tracking the phase of a signal supplied in the form of 
digital samples, comprising: 
a) means responsive to feedback, for generating coun- 
ter-rotation phase; 
b) means for generating a counter-rotated signal in 
which said counter-rotation phase is subtracted 
from said phase of said signal; 
c) means responsive to at least one counter-rotated 
signal, for generating a measure of difference in 
f )  generating an average counter-rotation phase for 
an accumulation interval; and 
g) extracting measured phase for an accumulation 
interval as the sum of difference-phase measure and 
said average counter-rotation phase; and 
h) supplying the feedback of step e) to step a) and 
repeating steps a) to h). 
13. A method for tracking with a digital phase-locked 
loop the phase of a signal supplied in the form of digital 
5 
10 samples, the method comprising the steps of: 
said phase of said signal and said counter-rotation 
phase; 
d) means responsive to phase-difference measure, for 
using a loop filter to generate said feedback for the 
counter-rotation phase means; and 15 
e) means for acquiring loop lock of said signal by 
analytically initializing the loop. 
10. A digital phase-locked loop characterized by a 
loop phase for tracking the phase of a signal supplied in 
a) means responsive to feedback, for generating coun- 
ter-rotation phase; 
b) means for generating a counter-rotated signal in 
which said counter-rotation phase is subtracted 
from said phase of said signal; 
c) means responsive to at least one counter-rotated 
signal, for generating a measure of difference in 
said phase of said signal and said counter-rotation 
phase; 
d) means responsive to phase-difference measure, for 
using a loop filter to generate said feedback for the 
counter-rotation phase means; and 
e) means for acquiring loop lock of said signal by 
analytically initializing the loop, including loop 35 
phase. 
the form of digital samples, comprising: 20 
25 
30 
11. A method for tracking with a digital phase-locked 
loop the phase of a signal supplied in the form of digital 
samples, the method comprising the steps of: 
a) generating counter-rotation phase responsive to 
feedback; 
b) generating a counter-rotated signal in which said 
counter-rotation phase is subtracted from said 
phase of said signal; 
c) combining counter-rotated signal values over a 
selected accumulation interval to obtain a compos- 
ite counter-rotated signal; 
d) generating a measure of difference in said phase of 
said signal and said counter-rotation phase wherein 
said measure is responsive to ai least one composite 
counter-rotated signal; 
e) using a loop filter responsive to phase-difference 
measure to generate an estimate of phase rate; 
f) generating through use of said estimated phase rate 
a model phase for the next interval wherein the 
z-transform of the closed-loop transfer function 
relating model phase to signal phase is given by: 
where K1 and K2 are the loop filter constants; 
g) generating feedback for the next interval in a man- 
ner that will cause step a) to attain said model 
phase, based upon said estimated phase rate; and 
h) supplying the feedback of step g) to step a) and 
repeating steps a) to h). 
14. A method for tracking with a digital phase-locked a) generating counter-rotation phase responsive to 
b) generating a counter-rotated signal in which said 
feedback; loop the phase of a signal supplied in the form of digital 
samples, the method comprising the steps of: 
counter-rotation phase is subtracted from said 
phase of said signal; 
c) generating residual phase with a normalized sine 45 
phase extractor responsive to at least one counter- 
rotated signal; 
d) generating said feedback responsive to residual 
phase; and 
e) supplying the feedback of step d) to step a) and 50 
repeating steps a) to e). 
12. A method for tracking with a digital phase-locked 
loop the phase of a signal supplied in the form of digital 
samples, the method comprising the steps of 
a) generating counter-rotation phase responsive to 55 
feedback; 
b) generating a counter-rotated signal in which said 
counter-rotation phase is subtracted from said 
phase of said signal; 
c) combining counter-rotated signal values over a 60 
selected accumulation interval to obtain a compos- 
ite counter-rotated signal; 
d) generating a measure of difference in said phase of 
said signal phase and counter-rotation phase, 
a) generating counter-rotation phase responsive to 
feedback; 
b) generating a counter-rotated signal in which said 
counter-rotation phase is subtracted from said 
phase of said signal; 
c) combining counter-rotated-signal values over a 
selected accumulation interval to obtain a compos- 
ite counter-rotated signal; 
d) generating a measure of difference in said phase of 
said signal and said counter-rotation phase wherein 
said measure is responsive to at least one composite 
counter-rotated signal; 
e) using a loop filter responsive to phase-difference 
measure to generate an estimate of phase rate; 
f) projecting a model phase responsive to said esti- 
mated phase rate; 
g) generating said feedback that will cause step a) to 
attain said projected model phase, based upon said 
estimated phase rate; and 
h) supplying the feedback of step g) to step a) and 
repeating steps a) to h). 
15. A method for tracking with a digital phase-locked - .  
wherein said measure is responsive to at least one 65 loop the phase of a signal supplied in the form of digital 
composite counter-rotated signal; 
a) generating counter-rotation phase responsive to 
measure; feedback; 
samples, the method comprising the steps of 
e) generating feedback responsive to phase-difference 
5.073.907 - 2 -  
33 
b) generating a counter-rotated signal in which said 
counter-rotation phase is subtracted from said 
phase of said signal; 
c) combining counter-rotated signal values over a 
selected accumulation interval to obtain a compos- 
ite counter-rotated signal; 
d) generating a measure of difference in said phase of 
said signal and said counter-rotation phase wherein 
said measure is responsive to at least one composite 
counter-rotated signal; 
e) generating, through use of phase-difference mea- 
sure from said selected accumulation interval, feed- 
back for the very next interval, with no increase in 
dynamic tracking error and no loss of signal sam- 
ples because of the time required to generate said 
feedback; and 
f) supplying the feedback of step e) to step a) and 
repeating steps a) to f). 
16. A method for tracking with a digital phase-locked 
loop the phase of a signal supplied in the form of digital 
samples, the method comprising the steps of: 
a) generating over a selected interval, counter-rota- 
tion phase responsive to feedback; 
b) generating a counter-rotated signal in which said 
counter-rotation phase is subtracted from said 
phase of said signal; 
c) combining counter-rotated signal values over a 
selected interval to obtain a composite counter- 
rotated signal; 
d) generating a measure of difference in said phase of 
said signal and said counter-rotation phase wherein 
said measure is responsive to at least one composite 
counter-rotated signal; 
e) using a loop filter responsive to phase-difference 
measure to generate an estimate of phase change; 
f) generating model phase for a selected interval 
where said model phase is equal to the model phase 
for the previous interval plus said estimate of phase 
change; 
g) generating said feedback to the counter-rotation 
phase means to attain said model phase based upon 
model phase of said previous interval and said esti- 
mate of phase change; and 
h) supplying the feedback of step g) to step a) and 
repeating steps a) to h). 
17. A method for tracking with a digital phase-locked 
loop the phase of a signal supplied in the form of digital 
samples, the method comprising the steps of: 
a) generating for a selected counter-rotation interval, 
counter-rotation phase responsive to feedback; 
b) generating a counter-rotated signal in which said 
counter-rotation phase is subtracted from said 
phase of said signal; 
c) combining counter-rotated signal values over a 
selected accumulation interval to obtain a compos- 
ite counter-rotated signal; 
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f) generating through use of estimated signal-phase 
rate, both phase feedback and phase-rate feedback 
for another selected counter-rotation interval, 
without requiring continuity in counter-rotation 
phase from interval to interval; and 
g) supplying the feedback of step f) to step a) and 
repeating steps a) to g). 
18. A method for tracking with a digital phase-locked 
loop the phase of a signal supplied in the form of digital 
a) generating counter-rotation phase responsive to 
feedback; 
b) generating a counter-rotated signal in which said 
counter-rotation phase is subtracted from the said 
c) generating a measure of difference in said phase of 
said signal and said counter-rotation phase wherein 
said measure is responsive to at least one counter- 
rotated signal; 
d) selectively changing loop filter and analytically 
resetting the loop during tracking, without losing 
lock; 
e) using a loop filter responsive to phase-difference 
measure to generate said feedback; and 
f) supplying the feedback of step e) to step a) and 
repeating steps a) to f). 
19. A method for tracking with a digital phase-locked 
loop of at least third order the phase of a signal supplied 
in the form of digital samples, the method comprising 
a) acquiring loop lock by analytically initializing the 
b) generating counter-rotation phase responsive to 
feedback; 
c) generating a counter-rotation signal in which said 
counter-rotation phase is subtracted from the said 
phase of said signal; 
d) generating a measure of difference in said phase of 
said signal and said counter-rotation phase wherein 
said measure is responsive to at least one counter- 
rotated signal; 
e) using a loop filter responsive to phase-difference 
measure to generate said feedback; and 
f) supplying the feedback of step e) to step b) and 
repeating steps b) to f). 
20. A method for tracking with a digital phase-locked 
loop characterized by a loop phase, the phase of a signal 
supplied in the form of digital samples, the method 
comprising the steps of: 
a) acquiring loop lock of said signal by analytically 
initializing the loop, including loop phase; 
b) generating counter-rotation phase responsive to 
feedback; 
c) generating a counter-rotated signal in which said 
counter-rotation phase is subtracted from the said 
phase of said signal and said: 
5 
10 samples, the method comprising the steps of: 
15 phase of said signal; 
20 
25 
30 the steps of: 
loop; 
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d)generating a measure of difference in signal phase 
and counter-rotation phase wherein said measure is 
responsive to at least one counter-rotated signal; 
e) using a loop filter responsive to phase-difference 
measure to generate said feedback; and 
f) supplying the feedback of step e) to step b) and 
repeating steps b) to f). 
d) generating a measure of difference in said phase of 
said signal and said counter-rotation phase wherein 
said measure is responsive to at least one composite 60 
counter-rotated signal; 
e) using a loop filter responsive to phase-difference 
measure to generate an estimate of signal-phase 
rate; * * * * *  
65 
